Circuit and architecture trade-offs for high-speed multiplication
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (9) , 1184-1198
- https://doi.org/10.1109/4.84935
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A 50 MHz 24 b floating-point DSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 1,000,000 transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- IBM second-generation RISC machine organizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An advanced BiCMOS process utilizing ultra-thin silicon epitaxy over arsenic buried layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Rounding algorithms for IEEE multipliersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Approaching a nanosecond: a 32 bit adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- High-Speed Binary AdderIBM Journal of Research and Development, 1981
- The IBM System/360 Model 91: Floating-Point Execution UnitIBM Journal of Research and Development, 1967
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964