A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications

This publication has 9 references indexed in Scilit:

• A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology
  IEEE Journal of Solid-State Circuits, 1998
• Optimal parameters for ΔΣ modulator topologies
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
• A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
  IEEE Journal of Solid-State Circuits, 1997
• A high-frequency and high-resolution fourth-order ΣΔ A/D converter in BiCMOS technology
  IEEE Journal of Solid-State Circuits, 1994
• Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• A high-speed CMOS comparator with 8-b resolution
  IEEE Journal of Solid-State Circuits, 1992
• A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities
  IEEE Journal of Solid-State Circuits, 1991
• A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
  IEEE Journal of Solid-State Circuits, 1990
• Finite amplifier gain and bandwidth effects in switched-capacitor filters
  IEEE Journal of Solid-State Circuits, 1980