A 300 MHz CMOS microprocessor with multi-media technology
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 170-171,
- https://doi.org/10.1109/isscc.1997.585320
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Flow-through latch and edge-triggered flip-flop hybrid elementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high performance 0.35 μm logic technology for 3.3 V and 2.5 V operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.6 μm BiCMOS processor with dynamic executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A PLL clock generator with 5 to 110 MHz of lock range for microprocessorsIEEE Journal of Solid-State Circuits, 1992
- A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOSIEEE Journal of Solid-State Circuits, 1990
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988