A high-performance sub-half micron CMOS technology for fast SRAMs
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 417-420
- https://doi.org/10.1109/iedm.1989.74311
Abstract
An advanced high-performance sub-half-micron technology for fast CMOS SRAMs (static RAMs) has been developed. Features of this thin-well process include: an aggressive interwell isolation module, framed-mask poly-buffered LOCOS isolation (FMPBL), a 125-AA gate oxide, dual n/sup +//p/sup +/ implanted polysilicon gates, titanium salicide, two levels of polysilicon, TiN metallization barriers, a poly plug option, and up to three layers of metallization. An interwell isolation process allows scaling of the n/sup +/ to p/sup +/ space to less than 2 mu m. Active transistor design is optimized to reduce the polysilicon gate bird's beak and LDD (lightly doped drain) underdiffusion. Discrete transistor lifetimes for hot carrier degradation are in excess of 10 years of 3.3-V operation. A 16 K*4 SRAM displays no parametric shifts after HCl stressing for 1000 h at 7 V and 0 degrees C. Ring oscillator delay times of 85 ps at 3.3-V and 65 ps at 5-V supply are obtained.<>Keywords
This publication has 3 references indexed in Scilit:
- Characteristics of a poly-silicon contact plug technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Poly-gate sidewall oxidation induced submicrometer MOSFET degradationIEEE Electron Device Letters, 1989
- A New Self-Aligned Framed Mask Method for Selective OxidationJapanese Journal of Applied Physics, 1981