On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The realisation of Delay-Insensitive (DI) asynchronous circuits with a CMOS ternary logic is described. The main advantage of ternary logic is the easy realisation of a handshake protocol that significantly reduces the communication requirement, one of the major drawback of asynchronous logic. It is shown how general purpose delay-insensitive circuits are designed with standard ternary logic elements and an original completion detection circuit called watchful. Some elemental circuits (shift-register and adder) are designed and simulated and their performance is compared with other asynchronous solutions, showing that a better performance in term of power consumption has been achieved.Keywords
This publication has 17 references indexed in Scilit:
- Single-track handshake signaling with application to micropipelines and handshake circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asynchronous design methodologies: an overviewProceedings of the IEEE, 1995
- Power consumption estimation in CMOS VLSI chipsIEEE Journal of Solid-State Circuits, 1994
- Design and characterization of a standard cell set for delay insensitive VLSI designIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1994
- Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logicIEEE Journal of Solid-State Circuits, 1993
- Performance of synchronous and asynchronous schemes for VLSI systemsIEEE Transactions on Computers, 1992
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Four state asynchronous architecturesIEEE Transactions on Computers, 1992
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- On the Design of Three-Valued Asynchronous ModulesIEEE Transactions on Computers, 1980