Four state asynchronous architectures
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 41 (2) , 129-142
- https://doi.org/10.1109/12.123391
Abstract
An approach is presented to high-performance asynchronous architectures offering significant advantages over conventional clocked systems, without some of the drawbacks normally associated with asynchronous techniques. As the level of integration increases, an asynchronous wavefront array designed using the techniques described will have three important advantages over the equivalent synchronous systolic array: faster throughput (rate at which data are clocked through a system), reduced design complexity, and greater reliability. The benefits and drawbacks of using the asynchronous technique are highlighted using three wavefront arrays: two one-dimensional multipliers, and a two-dimensional sorter. All three can be built using just one basic building block.Keywords
This publication has 16 references indexed in Scilit:
- An efficient asynchronous multiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- Reliable High-Speed Arbitration and SynchronizationIEEE Transactions on Computers, 1987
- Fault Tolerance Techniques for Systolic ArraysComputer, 1987
- Guest Editors' Introduction: Systolic Arrays-From Concept to ImplementationComputer, 1987
- Compiling communicating processes into delay-insensitive VLSI circuitsDistributed Computing, 1986
- A 70-MHz 8-bit×8-bit parallel pipelined multiplier in 2.5-μm CMOSIEEE Journal of Solid-State Circuits, 1986
- A Fast Serial-Parallel Binary MultiplierIEEE Transactions on Computers, 1985
- Synchronizing Large VLSI Processor ArraysIEEE Transactions on Computers, 1985
- An 0(n) Parallel Multiplier with Bit-Sequential Input and OutputIEEE Transactions on Computers, 1979