Circuits for pseudoexhaustive test pattern generation
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (10) , 1068-1080
- https://doi.org/10.1109/43.7806
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- Pseudoexhaustive test pattern generator with enhanced fault coverageIEEE Transactions on Computers, 1988
- Hybrid designs generating maximum-length sequencesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Pseudorandom TestingIEEE Transactions on Computers, 1987
- Condensed Linear Feedback Shift Register (LFSR) Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1986
- Design of universal test sequences for VLSIIEEE Transactions on Information Theory, 1985
- Iterative Exhaustive Pattern Generation for Logic TestingIBM Journal of Research and Development, 1984
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983
- Design for autonomous testIEEE Transactions on Circuits and Systems, 1981
- Store Address Generator with On-Line Fault-Detection CapabilityIEEE Transactions on Computers, 1977
- Transition Count Testing of Combinational Logic CircuitsIEEE Transactions on Computers, 1976