Comparison of key performance metrics in two- and three-dimensional integrated circuits
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper some key performance metrics in two-dimensional (2-D) and three-dimensional (3-D) integrated circuits (IC) are estimated for scaled technologies from 250-nm to 50-nm technology nodes using a system-level modeling approach. Considering a microprocessor as an example, projections are made for performance metrics such as clock frequency, chip area, interconnect delay and repeater's number for 2-D and 3-D implementation.Keywords
This publication has 3 references indexed in Scilit:
- Copper Wafer BondingElectrochemical and Solid-State Letters, 1999
- A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimationIEEE Transactions on Electron Devices, 1998
- Performance trends in high-end processorsProceedings of the IEEE, 1995