Real-time MPEG-2 software decoding with a dual-issue RISC processor
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A single chip system for real-time MPEG-2 decoding can be created by integrating a dual-issue RISC processor with a small dedicated hardware for the variable length decoding (VLD) and block loading processes; a 32 KB instruction RAM; and a 16 KB data RAM. The VLD hardware performs the Huffman decoding on the input data. The block loader performs the half-sample prediction for motion compensation and acts as a direct memory access controller for the RISC processor. The dual-issue RISC processor, running at 250 MHz, is enhanced with a set of key sub-word and multimedia instructions for a sustained peak performance of 1000 MOPS. With this setup for MPEG-2 decoding applications, bi-directionally predicted non-intra blocks are decoded in less than 800 cycles, leading to a single chip, real-time MPEG-2 decoding system.Keywords
This publication has 12 references indexed in Scilit:
- Practical fast 1-D DCT algorithms with 11 multiplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 codecPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-chip MPEG2 video decoder LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-power, 32-bit RISC processor with signal processing capability and its multiply-adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MPEG video decoding with the UltraSPARC visual instruction setPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Processor architecture driven algorithm optimization for fast 2D-DCTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 100-MHz 2-D discrete cosine transform core processorIEEE Journal of Solid-State Circuits, 1992
- Fast algorithms for the discrete cosine transformIEEE Transactions on Signal Processing, 1992
- A fast cosine transform in one and two dimensionsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1980
- A Fast Computational Algorithm for the Discrete Cosine TransformIEEE Transactions on Communications, 1977