A novel cell structure suitable for a 3 volt operation, sector erase flash memory
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01631918,p. 599-602
- https://doi.org/10.1109/iedm.1992.307432
Abstract
A novel flash cell structure named DINOR (DIvided bit-line NOR) whose bit-line is divided into main and sub bit-line, having a unit consisting of one select transistor and 8 stacked gate cells, is proposed. By combining this cell structure and gate-biased FN erase/write operation, we have succeeded in making a cell that has little drain disturb, high over erasure tolerance, low power dissipation, possibility of 3 volt operation, high data transfer rate, and small erase unit, without losing fast random access. All of the disturbs and single-cell endurance characteristics proved to be acceptable. Moreover, using several self-align processes, 2.88 mu m/sup 2/ cell size based on 0.5 mu m CMOS process is realized, which is a 20% cell area reduction compared with the conventional NOR cell.Keywords
This publication has 4 references indexed in Scilit:
- A 5 V-only 16 Mb flash memory with sector-erase modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 5 volt only 16M bit flash EEPROM cell with a simple stacked gate structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4 Mb NAND EEPROM with tight programmed V/sub t/ distributionIEEE Journal of Solid-State Circuits, 1991
- A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase TechnologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991