Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation
- 1 January 1997
- book chapter
- Published by Springer Nature
- p. 244-255
- https://doi.org/10.1007/3-540-63166-6_25
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Symmetry and model checkingFormal Methods in System Design, 1996
- Exploiting symmetry in temporal logic model checkingFormal Methods in System Design, 1996
- Better verification through symmetryFormal Methods in System Design, 1996
- Formal verification of PowerPC arrays using symbolic trajectory evaluationPublished by Association for Computing Machinery (ACM) ,1996
- Formal verification by symbolic evaluation of partially-ordered trajectoriesFormal Methods in System Design, 1995
- Formal verification of digital circuits using symbolic ternary system modelsPublished by American Mathematical Society (AMS) ,1991
- Formal verification of memory circuits by switch-level simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Boolean Analysis of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987