An accurate CMOS sample-and-hold circuit
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (1) , 120-122
- https://doi.org/10.1109/4.109566
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A 10-bit video BiCMOS track-and-hold amplifierIEEE Journal of Solid-State Circuits, 1989
- An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/HIEEE Journal of Solid-State Circuits, 1989
- Clock-feedthrough compensated sample/hold circuitsElectronics Letters, 1988
- Measurement and analysis of charge injection in MOS analog switchesIEEE Journal of Solid-State Circuits, 1987
- Switch-induced error voltage on a switched capacitorIEEE Journal of Solid-State Circuits, 1984
- New clock feedthrough cancellation technique for analogue MOS switched-capacitor circuitsElectronics Letters, 1982
- A complete monolithic sample/hold amplifierIEEE Journal of Solid-State Circuits, 1974