Safe BDD Minimization Using Don't Cares

This publication has 10 references indexed in Scilit:

• Interleaving based variable ordering methods for ordered binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Dynamic variable ordering for ordered binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Minimizing ROBDD size of incompletely specified multiple output functions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implicit state enumeration of finite state machines using BDD's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A unified framework for the formal verification of sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On the complexity of minimizing the OBDD size for incompletely specified functions
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Heuristic minimization of BDDs using don't cares
  Published by Association for Computing Machinery (ACM) ,1994
• Don't care set specifications in combinational and synchronous logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986