Optimizing InP HBT technology for 50 GHz clock-rate MSI circuits
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- 39.5-GHz static frequency divider implemented in AlInAs/GaInAs HBT technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 40 Gb/s, 3 volt InP HBT ICs for a fiber optic demonstrator systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power 52.9 GHz static divider implemented in a manufacturable 180 GHz AlInAs/InGaAs HBT IC technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Device technology of InP/InGaAs HBTs for 40-Gb/s optical transmission applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A simple expression for ECL propagation delay including non-quasi-static effectsSolid-State Electronics, 1993
- An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividersIEEE Journal of Solid-State Circuits, 1990