The use of stabilized CMOS delay lines for the digitization of short time intervals

This publication has 9 references indexed in Scilit:

• A CMOS four-channel*1K time memory LSI with 1-ns/b resolution
  IEEE Journal of Solid-State Circuits, 1992
• A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array
  IEEE Journal of Solid-State Circuits, 1991
• Time interval measurements using time-to-voltage conversion with built-in dual-slope A/D conversion
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• The use of stabilized CMOS delay lines in the digitization of short time intervals
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS
  IEEE Journal of Solid-State Circuits, 1990
• Matching properties of MOS transistors
  IEEE Journal of Solid-State Circuits, 1989
• Digitally controlled oscillator
  IEEE Journal of Solid-State Circuits, 1989
• A variable delay line PLL for CPU-coprocessor synchronization
  IEEE Journal of Solid-State Circuits, 1988
• Review of Sub-Nanosecond Time-Interval Measurements
  IEEE Transactions on Nuclear Science, 1973