The use of stabilized CMOS delay lines in the digitization of short time intervals

This publication has 7 references indexed in Scilit:

• Time interval measurements using integrated tapped CMOS delay lines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Pulsewidth measurements using an integrated pulse shrinking delay line
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS
  IEEE Journal of Solid-State Circuits, 1990
• Digitally controlled oscillator
  IEEE Journal of Solid-State Circuits, 1989
• TMC-a CMOS time to digital converter VLSI
  IEEE Transactions on Nuclear Science, 1989
• A variable delay line PLL for CPU-coprocessor synchronization
  IEEE Journal of Solid-State Circuits, 1988
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986