Putting the fill unit to work: dynamic optimizations for trace cache microprocessors

This publication has 10 references indexed in Scilit:

• A fill-unit approach to multiple instruction issue
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Trace cache: a low latency approach to high bandwidth instruction fetching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The performance potential of data dependence speculation and collapsing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Improving trace cache effectiveness with branch promotion and trace packing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Alternative fetch and issue policies for the trace cache fetch mechanism
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Facilitating superscalar processing via a combined static/dynamic register renaming scheme
  Published by Association for Computing Machinery (ACM) ,1994
• SCISM: A scalable compound instruction set machine
  IBM Journal of Research and Development, 1994
• Performance benefits of large execution atomic units in dynamically scheduled machines
  Published by Association for Computing Machinery (ACM) ,1989
• Checkpoint repair for out-of-order execution machines
  Published by Association for Computing Machinery (ACM) ,1987