Large-scale numerical simulation in semiconductor device modelling

This publication has 30 references indexed in Scilit:

• The Flat Plate Problem for a Semiconductor
  Bell System Technical Journal, 1970
• The Potential Due to a Charged Metallic Strip on a Semiconductor Surface
  Bell System Technical Journal, 1970
• D.C. numerical model for arbitrarily biased bipolar transistors in two dimensions
  Electronics Letters, 1970
• An analysis of current saturation mechanism of junction field-effect transistors
  IEEE Transactions on Electron Devices, 1970
• Iterative scheme for 1- and 2- dimensional d.c.-transistor simulation
  Electronics Letters, 1969
• Numerical analysis of forward and reverse bias potential distribution in a 2-dimensional p-n junction with applications to capacitance calculations
  Electronics Letters, 1969
• An accurate numerical one-dimensional solution of the p-n junction under arbitrary transient conditions
  Solid-State Electronics, 1968
• Application of 2-dimensional solutions of the Shockley-Poisson equation to inversion-layer m.o.s.t. devices
  Electronics Letters, 1968
• An accurate numerical steady-state one-dimensional solution of the P-N junction
  Solid-State Electronics, 1968
• A self-consistent iterative scheme for one-dimensional steady state transistor calculations
  IEEE Transactions on Electron Devices, 1964