A 160-MHz analog front-end IC for EPR-IV PRML magnetic storage read channels
- 1 November 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (11) , 1803-1816
- https://doi.org/10.1109/jssc.1996.542406
Abstract
No abstract availableKeywords
This publication has 41 references indexed in Scilit:
- A high performance digital read channel for hard disk drives using PRML techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A digital chip with adaptive equalizer for PRML detection in hard-disk drivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic threshold implementation of the maximum-likelihood detector for the EPR4 channelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analog front-end architectures for high-speed PRML magnetic read channelsIEEE Transactions on Magnetics, 1995
- A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D ConverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- A 100 MHz A/D interface for PRML magnetic disk read channelsIEEE Journal of Solid-State Circuits, 1994
- Performance data for a six-sample look-aheadIEEE Transactions on Magnetics, 1993
- Performance comparison of EPRML and peak detection in high density digital magnetic recordingIEEE Transactions on Magnetics, 1993
- An analog CMOS Viterbi detector for digital magnetic recordingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991