A time digitizer CMOS gate-array with a 250 ps time resolution
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (2) , 212-220
- https://doi.org/10.1109/4.487998
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A BiCMOS time interval digitizer for high-energy physics instrumentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated 16-channel CMOS time to digital converterIEEE Transactions on Nuclear Science, 1994
- A CMOS time to digital converter IC with 2 level analog CAMIEEE Journal of Solid-State Circuits, 1994
- Analog phase measuring circuit for digital CMOS ICsIEEE Journal of Solid-State Circuits, 1993
- In-situ doping and composition monitoring for molecular beam epitaxy using mass spectroscopy of recoiled ions (MSRI)Journal of Crystal Growth, 1993
- Development of a CMOS time memory cell VLSI and a CAMAC module with 0.5 ns resolutionIEEE Transactions on Nuclear Science, 1992
- A CMOS four-channel*1K time memory LSI with 1-ns/b resolutionIEEE Journal of Solid-State Circuits, 1992
- A CMOS time to digital converter VLSI for high-energy physicsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Design of PLL-based clock generation circuitsIEEE Journal of Solid-State Circuits, 1987