A compiled-code hardware accelerator for circuit simulation
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (5) , 555-565
- https://doi.org/10.1109/43.127617
Abstract
Describes the application of compiled-code techniques to the design of a hardware accelerator for circuit simulation, offering a speedup by a factor of up to 4400 compared with a software circuit simulator running on a Sun-3/60 workstation. The preprocessing algorithms are designed for high speed, so overall simulation time is improved by a factor of up to 560. Compiled-code hardware accelerators offer several advantages. The hardware is simpler than fully hard-wired accelerators. The simplicity of the hardware makes it possible to track advancing implementation technology and to maintain the performance advantage as technology improves. The simulation algorithm is implemented in software, making it possible to implement and maintain multiple algorithms without hardware modifications. The hardware can be used efficiently, since compiled-code techniques can eliminate or statically perform operations that would be repeatedly performed in other hard-wired implementationsKeywords
This publication has 24 references indexed in Scilit:
- A hierarchical compiled code event-driven logic simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- A hardware logic simulation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Measuring parallelism in computation-intensive scientific/engineering applicationsIEEE Transactions on Computers, 1988
- Simulating digital circuits with one bit per wireIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- SLS-a fast switch-level simulator (for MOS)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- HSS--A High-Speed SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- A Hardware Architecture for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Logic Simulation MachineIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Algorithms for ASTAP--A network-analysis programIEEE Transactions on Circuit Theory, 1973