Reconfiguration of VLSI arrays by covering
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (9) , 952-965
- https://doi.org/10.1109/43.35547
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Fault Tolerance Techniques for Array Structures Used in SupercomputingComputer, 1986
- A Wafer-Scale Digital Integrator Using Restructurable VSLIIEEE Journal of Solid-State Circuits, 1985
- On Area and Yield Considerations for Fault-Tolerant VLSI Processor ArraysIEEE Transactions on Computers, 1984
- Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSIProceedings of the IEEE, 1984
- Fault-tolerant wafer-scale architectures for VLSIACM SIGARCH Computer Architecture News, 1982
- Introduction to the configurable, highly parallel computerComputer, 1982
- Why systolic architectures?Computer, 1982
- Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good ProductIBM Journal of Research and Development, 1980
- Architecture of a massively parallel processorPublished by Association for Computing Machinery (ACM) ,1980
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978