A Wafer-Scale Digital Integrator Using Restructurable VSLI
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (1) , 399-406
- https://doi.org/10.1109/jssc.1985.1052320
Abstract
Wafer-scale integration has been demonstrated by fabricating a digital integrator on a monolithic 20-cm/sup 2/ silicon chip, the first laser-restructured digital logic system. Large-area integration is accomplished by laser programming of metal interconnect for defect avoidance. This paper describes the technology for laser welding and cutting, the design methodology and CAD tools developed for wafer-scale integration, and the integrator itself.Keywords
This publication has 12 references indexed in Scilit:
- Laser microchemical techniques for reversible restructuring of gate-array prototype circuitsIEEE Electron Device Letters, 1984
- Electron-beam programmable 128K-bit wafer-scale EPROMIEEE Electron Device Letters, 1983
- Laser-formed connections using polyimideApplied Physics Letters, 1983
- Area and Delay Penalties in Restructurable Wafer-Scale ArraysPublished by Springer Nature ,1983
- Techniques for Improving Engineering Productivity of VLSI DesignsIBM Journal of Research and Development, 1981
- Laser programmed vias for restructurable VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- A 1Mb full wafer MOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Multiple word/bit line redundancy for semiconductor memoriesIEEE Journal of Solid-State Circuits, 1978
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978
- A discretionary wiring system as the interface between design automation and semiconductor array manufactureProceedings of the IEEE, 1967