Sorting network based architectures for median filters
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 40 (11) , 723-727
- https://doi.org/10.1109/82.251840
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Recursive algorithms and VLSI implementations for median filteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Median filter architecture based on sorting networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Systolic architecture for 2-D rank order filteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High sample rate array architectures for median filtersIEEE Transactions on Signal Processing, 1994
- Parallel structures for rank order and stack filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- VLSI median filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- Design and implementation of a single-chip 1-D median filterIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- Systolic Algorithms for Running Order Statistics in Signal and Image ProcessingPublished by Springer Nature ,1981