AR-SMT: a microarchitectural approach to fault tolerance in microprocessors
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 31, 84-91
- https://doi.org/10.1109/ftcs.1999.781037
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- A study of time-redundant fault tolerance techniques for high-performance pipelined computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The performance potential of data dependence speculation and collapsingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dependable adaptive computing systems-the ROAR projectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trace processors: moving to fourth-generation microarchitecturesComputer, 1997
- Exploiting choicePublished by Association for Computing Machinery (ACM) ,1996
- Multiscalar processorsPublished by Association for Computing Machinery (ACM) ,1995
- The microarchitecture of superscalar processorsProceedings of the IEEE, 1995
- Design of self-checking circuits using DCVS logic: a case studyIEEE Transactions on Computers, 1992
- Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art ReviewPublished by Elsevier ,1992
- Concurrent Error Detection in ALU's by Recomputing with Shifted OperandsIEEE Transactions on Computers, 1982