Delay Testing Quality in Timing-Optimized Designs
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 897
- https://doi.org/10.1109/test.1991.519756
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Statistical delay fault coverage and defect level for delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient delay test generation system for combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The interdependence between delay-optimization of synthesized networks and testingPublished by Association for Computing Machinery (ACM) ,1991
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- Analysis of Timing Failures Due to Random AC Defects in VLSI ModulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- Defect Level as a Function of Fault CoverageIEEE Transactions on Computers, 1981