An efficient delay test generation system for combinational logic circuits

This publication has 12 references indexed in Scilit:

• ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• On the detection of delay faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Delay test generation. I. Concepts and coverage metrics
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Statistical delay fault coverage and defect level for delay faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A statistical model for delay-fault testing
  IEEE Design & Test of Computers, 1989
• A deterministic approach to adjacency testing for delay faults
  Published by Association for Computing Machinery (ACM) ,1989
• Random pattern testability of delay faults
  IEEE Transactions on Computers, 1988
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• A linear algorithm for finding dominators in flow graphs and related problems
  Published by Association for Computing Machinery (ACM) ,1985
• Timing Analysis of Computer Hardware
  IBM Journal of Research and Development, 1982