A portable digital DLL architecture for CMOS interface circuits
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A digital DLL was developed which achieves infinite phase range and 40 ps worst-case phase resolution at 400 MHz. The architecture uses dual delay lines with an end-of-cycle detector, phase blenders, and duty cycle correctors. This more easily process-portable DLL achieves jitter performance comparable to a more complex analog DLL, when placed into identical high-speed interface circuits fabricated on the same die in a 0.4 /spl mu/m CMOS process.Keywords
This publication has 3 references indexed in Scilit:
- A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating rangePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 256 Mb SDRAM using a register-controlled digital DLLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multifrequency zero-jitter delay-locked loopIEEE Journal of Solid-State Circuits, 1994