Realistic statistical worst-case simulations of VLSI circuits
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 4 (3) , 193-198
- https://doi.org/10.1109/66.85939
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Statistical worst-case MOS parameter extractionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Statistical parameter control for optimum design and manufacturability of VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Projection of circuit performance distributions by multivariate statisticsIEEE Transactions on Semiconductor Manufacturing, 1989
- A Methodology for Worst-Case Analysis of Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Statistical Circuit Simulation Modeling of CMOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Statistical Simulation of the IC Manufacturing ProcessIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Statistical modelling for integrated circuitsIEE Proceedings G (Electronic Circuits and Systems), 1982
- Yield maximization and worst-case design with arbitrary statistical distributionsIEEE Transactions on Circuits and Systems, 1980
- True worst-case analysis of linear electrical circuits by interval arithmeticIEEE Transactions on Circuits and Systems, 1979