Building multithreaded architectures with off-the-shelf microprocessors
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 288-294
- https://doi.org/10.1109/ipps.1994.288287
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Toward a dataflow/von Neumann hybrid architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient pipelined dataflow processor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Supporting a dynamic SPMD in a multi-threaded architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Super-threadingPublished by Association for Computing Machinery (ACM) ,1993
- A high-speed memory organization for hybrid dataflow / von Neumann computingFuture Generation Computer Systems, 1992
- TPublished by Association for Computing Machinery (ACM) ,1992
- Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machinePublished by Association for Computing Machinery (ACM) ,1991
- The Tera computer systemPublished by Association for Computing Machinery (ACM) ,1990