A 14ns 1mb Cmos Sram With Variable Bit-organization

This publication has 6 references indexed in Scilit:

• A 25-ns 1-Mbit CMOS SRAM with loading-free bit lines
  IEEE Journal of Solid-State Circuits, 1987
• A 34-ns 1-Mbit CMOS SRAM using triple polysilicon
  IEEE Journal of Solid-State Circuits, 1987
• A 35-ns 128K×8 CMOS SRAM
  IEEE Journal of Solid-State Circuits, 1987
• 25-ns 256K×1/64K×4 CMOS SRAM's
  IEEE Journal of Solid-State Circuits, 1986
• A reliable 1-Mbit DRAM with a multi-bit-test mode
  IEEE Journal of Solid-State Circuits, 1985
• A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM
  IEEE Journal of Solid-State Circuits, 1983