A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM
- 1 October 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 18 (5) , 479-485
- https://doi.org/10.1109/jssc.1983.1051981
Abstract
This paper describes a divided word-line (DWL) structure which solves inherent problems encountered in VLSI static RAMs. The key feature is to divide the word-line and to select it hierarchically with little area penalty using conventional process technology. In the application of the DWL structure, an 8K /spl times/ 8 full CMOS RAM has been developed with 2-/spl mu/m double polysilicon technology. The RAM has a typical access time of 60 ns. An operating current of 20 mA was obtained with a simple static design. The six-transistor cell configuration achieved a low standby current of less than 10 nA. For further improvement in speed, the second poly-Si layer was replaced with a polycide (poly-Si + MoSi/SUB 2/) layer, thus providing a 50-ns address access time.Keywords
This publication has 6 references indexed in Scilit:
- Soft Error Analysis of Fully Static MOS RAMJapanese Journal of Applied Physics, 1983
- A NMOS 64K static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A HI-CMOSII 8K × 8b static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A 35ns 16K NMOS static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A 64Kb CMOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A 15nW standby power 64Kb CMOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982