SeparateI DDQ testing of signal and bias paths in CMOS ICs for defect diagnosis
- 1 April 1996
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 8 (2) , 203-214
- https://doi.org/10.1007/bf02341824
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TESTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- I/sub DDQ/ TESTING IN CMOS DIGITAL ASIC'S - PUTTING IT ALL TOGETHERPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A comparison of stuck-at fault coverage and I/sub DDQ/ testing on defect levelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- IDDQ test results on a digital CMOS ASICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scaling of MOS technology to submicrometer feature sizesAnalog Integrated Circuits and Signal Processing, 1994
- Design of ICs applying built-in current testingJournal of Electronic Testing, 1992
- I DDQ testing: A reviewJournal of Electronic Testing, 1992
- Quiescent power supply current measurement for CMOS IC defect detectionIEEE Transactions on Industrial Electronics, 1989
- Impact of silicon substrates on leakage currentsIEEE Electron Device Letters, 1983