STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST

This publication has 11 references indexed in Scilit:

• Fault-Tolerant Hamiltonicity of Augmented Cubes under the Conditional Fault Model
  Published by Springer Nature ,2009
• Electrical properties and detection methods for CMOS IC defects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Test generation for current testing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Built-in current testing-feasibility study
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testing oriented analysis of CMOS ICs with opens
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testing for parametric faults in static CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Test pattern generation for sequential MOS circuits by symbolic fault simulation
  Published by Association for Computing Machinery (ACM) ,1989
• Realistic fault modeling for VLSI testing
  Published by Association for Computing Machinery (ACM) ,1987
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978