A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs

This publication has 6 references indexed in Scilit:

• Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Pausible clocking: a first step toward heterogeneous systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A Digitally Controlled Shunt Capacitor CMOS Delay Line
  Analog Integrated Circuits and Signal Processing, 1999
• Processor design for portable systems
  Journal of Signal Processing Systems, 1996
• A monolithic digital clock-generator for on-chip clocking of custom DSP's
  IEEE Journal of Solid-State Circuits, 1996
• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992