A monolithic digital clock-generator for on-chip clocking of custom DSP's

This publication has 11 references indexed in Scilit:

• A delay line loop for frequency synthesis of de-skewed clock
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A monolithic 480 Mb/s parallel AGG/decision/clock-recovery circuit in 1.2- mu m CMOS
  IEEE Journal of Solid-State Circuits, 1993
• An adaptive equalizing maximum likelihood decoding LSI for magnetic recording systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Designing on-chip clock generators
  IEEE Circuits and Devices Magazine, 1992
• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992
• An integrated CAD system for algorithm-specific IC design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• A fully asynchronous digital signal processor using self-timed circuits
  IEEE Journal of Solid-State Circuits, 1990
• Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design system
  IEEE Journal of Solid-State Circuits, 1986
• Wave digital filters: Theory and practice
  Proceedings of the IEEE, 1986
• Two's Complement Pipeline Multipliers
  IEEE Transactions on Communications, 1976