Hierarchical test generation: Where we are, and where we should be going
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Complex VLSI (very large scale integration) system design with VHDL requires test generation techniques that work at different levels in the abstraction hierarchy. The author discusses approaches to test generation which attempt to address this issue. Areas of test generation considered are behavior-assisted gate-level and switch-level test generation, test construction from sub-component tests, and test generation from behavioral models. The status of these methods and recommendations for future research and development are given, so that effective hierarchical test generation can become a reality.<>Keywords
This publication has 5 references indexed in Scilit:
- Hierarchical test generation for VHDL behavioral modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VHDL Semantics for Behavioral Test GenerationPublished by Elsevier ,1991
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- A heuristic chip-level test generation algorithmPublished by Association for Computing Machinery (ACM) ,1986