VHDL Semantics for Behavioral Test Generation

This publication has 8 references indexed in Scilit:

• On behavior fault modeling for combinational digital designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Chip-level modeling with HDLs
  IEEE Design & Test of Computers, 1988
• A Heuristic Chip-Level Test Generation Algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• RTG
  Published by Association for Computing Machinery (ACM) ,1985
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• Test Generation Algorithms for Computer Hardware Description Languages
  IEEE Transactions on Computers, 1982
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966