Process technology for radiation-hardened CMOS integrated circuits
- 1 August 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 11 (4) , 459-465
- https://doi.org/10.1109/jssc.1976.1050759
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Process Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975
- Design Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975
- Process Controls for Radiation-Hardened Aluminum Gate Bulk Silicon CMOSIEEE Transactions on Nuclear Science, 1975
- Latch-Up in CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1973
- CMOS Hardening TechniquesIEEE Transactions on Nuclear Science, 1972
- Dependence of MOS Device Radiation-Sensitivity on Oxide ImpuritiesIEEE Transactions on Nuclear Science, 1972
- Radiation-Hardened Complementary MOS Using SiO2 Gate InsulatorsIEEE Transactions on Nuclear Science, 1972
- The effect of gold doping on the threshold voltage, Hall mobility, gain, and current noise of M.O.S. transistors†International Journal of Electronics, 1971
- A quasi-static technique for MOS C-V and surface state measurementsSolid-State Electronics, 1970
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964