Analysis of digital circuits through symbolic reduction
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (11) , 1356-1371
- https://doi.org/10.1109/43.97615
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Description and Reasoning of VLSI circuit in temporal logicNew Generation Computing, 1984
- Hardware Specification with Temporal Logic: An ExampleIEEE Transactions on Computers, 1982
- Temporal Specifications of Self-Timed SystemsPublished by Springer Nature ,1981
- Survey of Analysis, Simulation and Modeling for Large Scale Logic CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable RegionIEEE Transactions on Computers, 1975
- Theories of automata on ω-tapes: A simplified approachJournal of Computer and System Sciences, 1974
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973