Endurance of thin-oxide nonvolatile MNOS memory transistors
- 1 May 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 24 (5) , 577-580
- https://doi.org/10.1109/t-ed.1977.18781
Abstract
A discussion of the factors which determine the endurance of thin-oxide MNOS memory transistors is presented. Si-SiO2interface states are influential in the early stages of erase/write cycling, while charge movement into the nitride controls the long term cycling characteristics. Other important variables include the method of preparation of the thin-oxide region, its composition, dielectric properties and thickness; the high density of spatially localized traps near the nitride-oxide interface; the low conductivity Si3N4dielectric, and electric field strengths. Optimizing these variables permits MNOS memory transistors to be operated with high endurance, reliably to beyond 1010erase/write cycles with ±20-V, 100-µs pulses and demonstrate a minimum 2-V memory window at 2900 h retention time.Keywords
This publication has 8 references indexed in Scilit:
- Endurance and memory decay of MNOS devicesJournal of Applied Physics, 1976
- Charge transfer properties of mnos structures as influenced by processing parametersJournal of Electronic Materials, 1975
- Measurements of charge propagation in Si3N4 filmsApplied Physics Letters, 1974
- Discharge of MNOS structuresSolid-State Electronics, 1973
- The drain-source protected MNOS memory device and memory endurancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- Characterization of thin-oxide MNOS memory transistorsIEEE Transactions on Electron Devices, 1972
- Maximum tunnelling distance in MNOS devices theoryPhysica Status Solidi (a), 1972
- Degradation of MNOS Memory Transistor Characteristics and Failure Mechanism Model8th Reliability Physics Symposium, 1972