Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (1) , 33-40
- https://doi.org/10.1109/43.21816
Abstract
A general procedure to size an inverter which drives a given capacitance load and which has precise pull-up and pull-down delays is discussed. This procedure is an iterative combination of a Newton-Raphson numerical method used to size the transistors, and ADVICE simulations to extract parameters used in the delay model for the inverter. The numerical method makes it possible to satisfy the delay constraints precisely, while ADVICE simulations ensure accuracy. This device-sizing procedure is then used to determine the sizes of inverters in two paths, one consisting of two inverters and the other three, each driving an arbitrary capacitive load, such that the complementary output of the two paths has minimal skew and pulsewidth distortion irrespective of the processing variations. A fully automatic procedure to achieve this requires only four ADVICE simulations and takes about four minutes of CPU time on an AMDAHL-5870 computer. The circuit designed by this procedure also has a very small skew and pulsewidth distortion with temperature variation with VDD variation, and with the input rise and fall-time variationsKeywords
This publication has 7 references indexed in Scilit:
- Optimization-based transistor sizingIEEE Journal of Solid-State Circuits, 1988
- Elimination of process-dependent clock skew in CMOS VLSIIEEE Journal of Solid-State Circuits, 1986
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling MOS VLSI circuits for transient analysisIEEE Journal of Solid-State Circuits, 1986
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- MULGA-An Interactive Symbolic Layout System for the Design of Integrated CircuitsBell System Technical Journal, 1981
- A dense gate matrix layout style for MOS LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980