Fault simulation on reconfigurable hardware
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 182-190
- https://doi.org/10.1109/fpga.1997.624618
Abstract
The authors introduce a new approach to fault simulation, using reconfigurable hardware to implement a critical path tracing algorithm. The performance estimate shows that the approach is at least on order of magnitude faster than serial fault emulation used in prior work.Keywords
This publication has 10 references indexed in Scilit:
- Serial fault emulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault simulation in a pipelined multiprocessor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A parallel algorithm for fault simulation on the Connection MachinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault simulation in a distributed environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On simulating faults in parallelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient logic emulation systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulating static and dynamic faults in BIST structures with a FPGA based emulatorPublished by Springer Nature ,1994
- Digital Systems Testing and Testable DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- SCRIPT: a critical path tracing algorithm for synchronous sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Critical Path Tracing: An Alternative to Fault SimulationIEEE Design & Test of Computers, 1984