Simulating static and dynamic faults in BIST structures with a FPGA based emulator

This publication has 11 references indexed in Scilit:

• Programmable space compaction for BIST
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A tutorial on built-in self-test. 2. Applications
  IEEE Design & Test of Computers, 1993
• A tutorial on built-in self-test. I. Principles
  IEEE Design & Test of Computers, 1993
• Estimating testing effectiveness of the circular self-test path technique
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Single-fault fault-collapsing analysis in sequential logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Cellular automata-based pseudorandom number generators for built-in self-test
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Circular self-test path: a low-cost BIST technique for VLSI circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Built-In Self-Test Techniques
  IEEE Design & Test of Computers, 1985
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978
• A New Representation for Faults in Combinational Digital Circuits
  IEEE Transactions on Computers, 1972