Programmable space compaction for BIST
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 340-349
- https://doi.org/10.1109/ftcs.1993.627337
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Aliasing errors in multiple input signature analysis registersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computing the error escape probability in count-based compaction schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance of signature analysis: a survey of bounds, exact, and heuristic algorithmsIntegration, 1992
- An effective BIST scheme for ROM'sIEEE Transactions on Computers, 1992
- Optimizing error masking in BIST by output data modificationJournal of Electronic Testing, 1990
- A parity bit signature for exhaustive testingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Accumulator Compression TestingIEEE Transactions on Computers, 1986
- Built-in Self Testing of Embedded MemoriesIEEE Design & Test of Computers, 1986
- Built-In Self-Test TechniquesIEEE Design & Test of Computers, 1985
- Testing by Verifying Walsh CoefficientsIEEE Transactions on Computers, 1983