An effective power management scheme for RTL design based on multiple clocks
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents an effective technique of low power design for RTL circuits and microarchitectures. The basis of this technique is: (a) to use a multiple clocking scheme of n non-overlapping clocks, by dividing the frequency f of a single clock into n cycles; (b) to partition the circuit into disjoint modules and assign each module to a distinct clock with frequency f/n. However, the overall effective frequency of the circuit remains f the single clock frequency. The results show that our multiple clocking scheme provides more effective power management (power savings up to 50%) at the RTL in comparison to conventional power management techniques based on gated clocks.Keywords
This publication has 12 references indexed in Scilit:
- Optimizing Arithmetic Elements For Signal ProcessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Lp Based Cell Selection With Constraints Of Timing, Area, And Power ConsumptionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SYNTEST: an environment for system-level design for testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic design for low-voltage/low-power CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1995
- Optimizing power using transformationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Saving power by synthesizing gated clocks for sequential circuitsIEEE Design & Test of Computers, 1994
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- New limit cycle bounds for digital filtersIEEE Transactions on Circuits and Systems, 1988
- Facet: A Procedure for the Automated Synthesis of Digital SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983