An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits
- 1 February 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (2) , 240-250
- https://doi.org/10.1109/43.259947
Abstract
A method to estimate the coverage of path delay faults of a given test set, without enumerating paths, is proposed. The method is polynomial in the number of lines in the circuit, and thus allows circuits with large numbers of paths to be considered under the path delay fault model. Several levels of approximation, with increasing accuracy and increasing polynomial complexity, are proposed. Experimental results are presented to show the effectiveness and accuracy of the estimate in evaluating the path delay fault coverage. Combining this nonenumerative estimation method with a test generation method for path delay faults would yield a cost effective method to consider path delay faults in large circuits, which are beyond the capabilities of existing test generation and fault simulation procedures, that are based on enumeration of paths.<>Keywords
This publication has 20 references indexed in Scilit:
- Delay test generation for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation techniques for path delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust multiple fault testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of combinational logic circuits for path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing and Reliable Design of CMOS CircuitsPublished by Springer Nature ,1990
- Parallel pattern fault simulation of path delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984