Timing analysis in high-level synthesis
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A comprehensive timing model for behavioral-level specifications and algorithms for timing analysis in high-level synthesis is described. It is based on a timing network which models the data flow as well as the control flow in the behavioral input specification. The delay values for the network modules are created by invoking the same logic synthesis procedure applied after behavioral synthesis. The timing network is built only once for a given behavioral description. Several parameters are used to explore different scheduling possibilities as well as different optimization modes (area, delay), without changing the network. The use of the timing model in conjunction with a path-based scheduling algorithm is presented. Results for several benchmarks attested to the accuracy of this approach.Keywords
This publication has 13 references indexed in Scilit:
- Area-time model for synthesis of non-pipelined designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The effects of false paths in high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Specification of timing constraints for controller synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scheduling under resource constraints and module assignmentIntegration, 1991
- The IBM High-Level Synthesis SystemPublished by Springer Nature ,1991
- Path-based scheduling for synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Chippe: a system for constraint driven behavioral synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- MAHA: A Program for Datapath SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Timing Verification and the Timing Analysis programPublished by Association for Computing Machinery (ACM) ,1982