COMPACTEST: a method to generate compact test sets for combinational circuits

This publication has 18 references indexed in Scilit:

• Advanced automatic test pattern generation and redundancy identification techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• ROTCO: a reverse order test compaction technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• SOCRATES: a highly efficient automatic test pattern generation system
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A topological search algorithm for ATPG
  Published by Association for Computing Machinery (ACM) ,1987
• SMART And FAST: Test Generation for VLSI Scan-Design Circuits
  IEEE Design & Test of Computers, 1986
• On the Complexity of Estimating the Size of a Test Set
  IEEE Transactions on Computers, 1984
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• PODEM-X: An Automatic Test Generation System for VLSI Logic Structures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• Fault Detection in Fanout-Free Combinational Networks
  IEEE Transactions on Computers, 1973