COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The problem of generating small (compact) test sets for single transition and CMOS stuck-open faults in combinational logic circuits is considered. In addition, it is proposed that to generate test sets that cover a wide range of physical defects, a test set to detect faults of different models should be derived. Specifically, the problem of generating small and comprehensive test sets is addressed by considering the CMOS stuck-open and the single transition fault models together. A dynamic test compaction technique for two-pattern tests is proposed. The technique exploits the test compaction strategies developed for stuck-at faults, and performs dynamic test vector overlap to derive small test sets. Experimental results for ISCAS-85 combinational circuits and fully scanned versions of ISCAS-89 sequential circuits are presented to illustrate the efficacy of the proposed test compaction technique.<>Keywords
This publication has 17 references indexed in Scilit:
- Minimal Test Sets for Combinational CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Delay Testing Quality in Timing-Optimized DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ROTCO: a reverse order test compaction techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- On finding minimal length superstringsJournal of Computer and System Sciences, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978